An All Digital PLL in 22-nm FD SOI for Hardware Accelerated Embedded Systems
An All Digital PLL in 22-nm FD SOI for Hardware Accelerated Embedded Systems
Authors
Sepideh Asgari, Amirhossein Mohammadpanah, Ebrahim Ghafar-Zadeh, Sebastian Magierowski
Venue
IEEE Canadian Conference on Electrical and Computer Engineering
Conference Paper
2024